Low Power High Speed CMOS Multiplexer Design

Shyam Akashe
Electronics & Communication Engineering, ITM University, Turari, India

Khushboo Mishra

Series: Electrical Engineering Developments
BISAC: TEC007000

Clear

$145.00

Volume 10

Issue 1

Volume 2

Volume 3

Special issue: Resilience in breaking the cycle of children’s environmental health disparities
Edited by I Leslie Rubin, Robert J Geller, Abby Mutic, Benjamin A Gitterman, Nathan Mutic, Wayne Garfinkel, Claire D Coles, Kurt Martinuzzi, and Joav Merrick

eBook

Digitally watermarked, DRM-free.
Immediate eBook download after purchase.

Product price
Additional options total:
Order total:

Quantity:

Details

This book proposes the reversible logic Multiplexer and also demarcates between reversible and irreversible logic Multiplexers. For power reduction in future computing technologies, reversible logic is a very productive approach of logic synthesis. The purpose of this book is to reduce power and area of 2:1 MUX, 4:1 MUX and reversible logic while maintaining the viable performance. The diverse configurations are designed using different topologies of 2:1 MUX and 4:1 MUX such as CMOS based MUX, transmission gate and pass transistor.

The editors propose a new application of GDI (Gate-Diffusion Input) circuits to Reversible logic multiplexer with its Garbage input and output. The novel proposed design technique will consume less power than the other conventional gate. Reversible logic circuit has displayed less power dissipation in recent years. Additionally, this GDI cell technique decreases the power of the circuit, delay, Power-Delay Product (PDP) and it also compacts the frequency. The device scaling is partial as the power dissipations is more optimized in terms of delay, frequency jitter, bandwidth power supply, frequency and duty cycle of the signal and also establishes the noise of the circuit. In the reversible logic design, the GDI is efficient in lower delay, low power and low leakage current.
(Imprint: Nova)

Abstract

List of Figures

List of Tables

List of Abbreviations

Chapter 1 - Scaling Issue of Recent Design of CMOS Device Nanotechnology (pp. 1-36)

Chapter 2 - Impact of Techniques in Nanoscale CMOS Technology (pp. 37-64)

Chapter 3 - Various Logic Styles of Multiplexer for Low Power Designs (pp. 65-84)

Chapter 4 - Leakage Reduction Techniques on Multiplexer Circuit for the System SOC Design (pp. 85-100)

Chapter 5 - Impact of GDI and FINFET on Multiplexer (pp. 101-124)

Index

Audience: UG and PG Engineering Students of Branches like Computer science, Electronics & Communication, Electrical and Instrumentation Engineering

You have not viewed any product yet.